Built-In Self-Test Quality Assessment Using Hardware Fault Emulation in FPGAs


  • Abílio Parreira
  • J. Paulo Teixeira
  • Marcelino B. Santos


Hardware fault emulation, fault coverage, FPGA, BIST, ASIC


This paper addresses the problem of test quality assessment, namely of BIST solutions, implemented in FPGA and/or in ASIC, through Hardware Fault Emulation (HFE). A novel HFE methodology and tool is proposed, that, using partial reconfiguration, efficiently measures the quality of the BIST solution. The proposed HFE methodology uses Look-Up Tables (LUTs) fault models and is performed using local partial reconfiguration for fault injection on Xilinx(TM) Virtex and/or Spartan FPGA components, with small binary files. For ASIC cores, HFE is used to validate test vector selection to achieve high fault coverage on the physical structure. The methodology is fully automated. Results on ISCAS benchmarks and on an ARM core show that HFE can be orders of magnitude faster than software fault simulation or fully reconfigurable hardware fault emulation.


Download data is not yet available.




How to Cite

Parreira, A., Teixeira, J. P., & Santos, M. B. (2012). Built-In Self-Test Quality Assessment Using Hardware Fault Emulation in FPGAs. COMPUTING AND INFORMATICS, 23(5-6), 537–556. Retrieved from https://www.cai.sk/ojs/index.php/cai/article/view/444