A Topology-Independent Mapping Technique for Application-Specific Networks-on-Chip

Authors

  • Rafael Tornero Departamento de Informática, Universidad de Valencia
  • Juan M. Orduna Departamento de Informática, Universidad de Valencia
  • Maurizio Palesi Kore University
  • José Duato DISCA, Universidad Politécnica de Valencia

Keywords:

Networks-on-Chip, topological mapping, performance evaluation

Abstract

The design of Networks-on-Chip (NoCs) involves several key issues, including the topological mapping, that is, the mapping of the processing elements or Intellectual Properties (IPs) to the network nodes. Although several proposals have been focused on topological mapping last years, this topic is still an open issue. In this paper, we propose, in an extended manner, a topology-independent mapping technique for application-specific NoCs that can be used with regular or irregular topologies, and with any routing algorithm. This technique globally matches the communication pattern generated by the IPs with the available network bandwidth in the different parts of the network. The evaluation results show that the proposed technique can provide better performance than other mapping techniques not only in terms of average latency and network throughput, but also in terms of power consumption.

Downloads

Download data is not yet available.

Downloads

How to Cite

Tornero, R., Orduna, J. M., Palesi, M., & Duato, J. (2012). A Topology-Independent Mapping Technique for Application-Specific Networks-on-Chip. COMPUTING AND INFORMATICS, 31(5), 939–970. Retrieved from http://www.cai.sk/ojs/index.php/cai/article/view/1312