Strnadel J. Testability Analysis and Improvements of Register-Transfer Level Digital Circuits. Comput. Inform. [Internet]. 2012 Jan. 30 [cited 2024 May 3];25(5):441-64. Available from: https://www.cai.sk/ojs/index.php/cai/article/view/353