Strnadel, Josef. “Testability Analysis and Improvements of Register-Transfer Level Digital Circuits”. COMPUTING AND INFORMATICS 25, no. 5 (January 30, 2012): 441–464. Accessed May 3, 2024. https://www.cai.sk/ojs/index.php/cai/article/view/353.