Strnadel, Josef. “Testability Analysis and Improvements of Register-Transfer Level Digital Circuits”. Computing and Informatics 25, no. 5 (January 30, 2012): 441–464. Accessed May 1, 2025. https://www.cai.sk/ojs/index.php/cai/article/view/353.