Strnadel, Josef. “Testability Analysis and Improvements of Register-Transfer Level Digital Circuits”. COMPUTING AND INFORMATICS, vol. 25, no. 5, Jan. 2012, pp. 441-64, https://www.cai.sk/ojs/index.php/cai/article/view/353.