Strnadel, J. (2012) “Testability Analysis and Improvements of Register-Transfer Level Digital Circuits”, COMPUTING AND INFORMATICS, 25(5), pp. 441–464. Available at: https://www.cai.sk/ojs/index.php/cai/article/view/353 (Accessed: 2 May 2024).