Strnadel, Josef. 2012. “Testability Analysis and Improvements of Register-Transfer Level Digital Circuits”. COMPUTING AND INFORMATICS 25 (5):441-64. https://www.cai.sk/ojs/index.php/cai/article/view/353.