(1)
Strnadel, J. Testability Analysis and Improvements of Register-Transfer Level Digital Circuits. Comput. Inform. 2012, 25, 441-464.