[1]
Milovanovič, E.I. et al. 2012. Designing of Processor-Time Optimal Hexagonal Systolic Array for Matrix Multiplication. COMPUTING AND INFORMATICS. 16, 1 (Mar. 2012), 1–11.